

## Gigabit 2x2 CROSSPOINT SWITCH

### **FEATURES**

- Up to 4.25 Gbps Operation
- Non-blocking Architecture Allows Each Output to be Connected to Any Input
- 30 ps of Deterministic Jitter
- Selectable Transmit Pre-Emphasis Per Lane
- Receive Equalization
- Available Packaging 24 Pin QFN
- Propagation Delay Times: 500 ps Typical
- Inputs Electrically Compatible With CML Signal Levels
- Operates From a Single 3.3-V Supply
- Ability to 3-STATE Outputs
- Low Power: 290 mW (typ)
- Integrated Termination Resistors


### **APPLICATIONS**

- Clock Buffering/Clock MUXing
- Wireless Base Stations
- High-Speed Network Routing
- Telecom/Datacom
- XAUI 802.3ae Protocol Backplane Redundancy

### DESCRIPTION

The SN65LVCP402 is a 2x2 non-blocking crosspoint switch in a flow-through pin-out allowing for ease in PCB layout. VML signaling is used to achieve a high-speed data throughput while using low power. Each of the output drivers includes a 2:1 multiplexer to allow any input to be routed to any output. Internal signal paths are fully differential to achieve the high signaling speeds while maintaining low signal skews. The SN65LVCP402 incorporates  $100-\Omega$  termination resistors for those applications where board space is a premium. Built-in transmit pre-emphasis and receive equalization for superior signal integrity performance.

The SN65LVCP402 is characterized for operation from -40°C to 85°C.






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



 $V_{BB}$ : Receiver input internal biasing voltage (allows ac coupling)

**EQ:** Input Equalizer (compensates for frequency dependent

transmission line loss of backplanes)

R<sub>T</sub>: Internal 50–Ohm receiver termination (100–Ohm differential)

Preemphasis: Output precompensation for transmission line losses

### **TERMINAL FUNCTIONS**

TE	RMINAL	TV05	DECORIDEION
NAME NO.		TYPE	DESCRIPTION
High Speed I/	0		
xA xB	2, 5 3, 6	Differential Inputs (with 50-Ω termination to Vbb) xA=P; xB=N	Line Side Differential Inputs CML compatible
xY xZ	17, 14 16, 13	Differential Output xY=P; xZ=N	Switch Side Differential Outputs. VML
Control Signa	als		
xDE	24, 7	Input	Data Enable; Active Low; LVTTL; When not enabled the output is in 3-STATE mode for power savings
S1, S2	1, 18	Input; S1 = Channel 1	Switching Selection; LVTTL
P11-P22	22, 21, 9, 10	Input; P11- Channel 1 bit one	Output Preemphasis Control; LVTTL
EQ	23	Input: Selection for Receive Equalization Setting	EQ=1 (default) is for the 5 dB setting; EQ=0 is for the 12 dB setting
Power Supply	y		
VCC	8, 12, 19	Power	Power Supply 3.3 V ±5%
GND	11, 15, 20		
Power Pad	Power Pad		The ground center pad of the package must be connected to GND plane with thermal vias.
V <sub>BB</sub>	4	Input	Receiver input biasing voltage



### **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**




Figure 1. Equivalent Input Circuit Design




Figure 2. Common-Mode Output Voltage Test Circuit

**Table 1. CROSSPOINT LOGIC TABLES** 

OUTPUT CHAI	NNEL 1 (1Y/1Z)	OUTPUT CHANNEL 2 (2Y/2Z)		
CONTROL INPUT PINS SELECTED		CONTROL PINS	INPUT SELECTED	
<b>S</b> 1		S2		
0	1A/1B	0	1A/1B	
1	2A/2B	1	2A/2B	

### **AVAILABLE OPTIONS**

т	T <sub>A</sub> DESCRIPTION		
'A	DESCRIPTION	RGE (24 pin)	
-40°C to 85°C	Serial multiplexer	SN65LVCP402	

<sup>(1)</sup> The package is available taped and reeled. Add an R suffix to device types (e.g., SN65LVCP402RGER).

<sup>2)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



### **DISSIPATION RATINGS**

PACKAGE THERMAL CHARACTERISTICS <sup>(1)</sup>		
Parameter	Conditions	NOM
θ <sub>JA</sub> (junction-to-ambient) #1	4-layer JEDEC Board (JESD51-7), Airflow = 0 ft/min	106.6 C/W
θ <sub>JA</sub> (junction-to-ambient) #2	4-layer JEDEC Board (JESD51-7) using 4 Thermal-vias of 22-mil diameter each, Airflow = 0 ft/min	55.4 C/W

(1) See application note SPRA953 for a detailed explanation of thermal parameters (http://www-s.ti.com/sc/psheets/spra953/spra953.pdf).

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

				UNIT
$V_{CC}$	Supply voltage ra	ange <sup>(2)</sup>		−0.5 V to 6 V
V	Valleyens		Control inputs, all outputs	-0.5 V to (V <sub>CC</sub> + 0.5 V)
VI	Voltage range		Receiver inputs	-0.5 V to 4 V
	FCD	Human Body Model (3)	All pins	4 kV
	ESD	Charged-Device Model <sup>(4)</sup>	All pins	500 V
T <sub>J</sub>	Maximum junction	on temperature		See Package Thermal Characteristics Table
	Moisture sensitivity level			2
	Reflow temperature package soldering, 4 seconds			260°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
   (3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
   (4) Tested in accordance with JEDEC Standard 22, Test Method C101.



### RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
dR	Operating data rate				4.25	Gbps
V <sub>CC</sub>	Supply voltage		3.135	3.3	3.465	V
V <sub>CC(N)</sub>	Supply voltage noise amplitude	10 Hz to 2 GHz			20	mV
T <sub>J</sub>	Junction temperature				125	°C
T <sub>A</sub>	Operating free-air temperature <sup>(1)</sup>		-40		85	°C
DIFFERE	ENTIAL INPUTS	·				
		dR <sub>(in)</sub> ≤ 1.25 Gbps	100		1750	$mV_{PP}$
$V_{ID}$	Receiver peak-to-peak differential input voltage (2)	1.25 Gbps < dR <sub>(in)</sub> ≤ 3.125 Gbps	100		1560	$mV_{PP}$
	Vollage	dR <sub>(in)</sub> > 3.125 Gbps	100		1000	$mV_{PP}$
V <sub>ICM</sub>	Receiver common-mode input voltage	Note: for best jitter performance ac coupling is recommended.	1.5	1.6 <sub>VCC</sub>	$=\frac{ V_{ D} }{2}$	V
CONTRO	OL INPUTS	·				
V <sub>IH</sub>	High-level input voltage		2	V <sub>C</sub>	cc + 0.3	V
V <sub>IL</sub>	Low-level input voltage		-0.3		0.8	V
DIFFERENTIAL OUTPUTS						
$R_L$	Differential load resistance		80	100	120	Ω

<sup>(1)</sup> Maximum free-air temperature operation is allowed as long as the device maximum junction temperature is not exceeded.

### **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
DIFFERE	NTIAL INPUTS		<u>'</u>			
V <sub>IT+</sub>	Positive going differential input high threshold				50	mV
V <sub>IT</sub>	Negative going differential input low threshold		-50			mV
A <sub>(EQ)</sub>	Equalizer gain	at 1.875 GHz (EQ=0)		12		dB
R <sub>T(D)</sub>	Termination resistance, differential		80	100	120	Ω
$V_{BB}$	Open-circuit Input voltage (input self-bias voltage)	AC-coupled inputs		1.6		V
R <sub>(BBDC)</sub>	Biasing network dc impedance			30		kΩ
D	Biasing network ac	375 MHz		42		Ω
R <sub>(BBAC)</sub>	impedance	1.875 GHz		8.4		22
DIFFERE	NTIAL OUTPUTS					
$V_{ODH}$	High-level output voltage	$R_{L} = 100 \ \Omega \pm 1\%,$		650		$mV_PP$
$V_{ODL}$	Low-level output voltage	PRES_1 = PRES_0=0; PREL_1 = PREL_0=0; 4 Gbps alternating		-650		$mV_PP$
V <sub>ODB(PP)</sub>	Output differential voltage without preemphasis (2)	1010-pattern; Figure 3	1000	1300	1500	$mV_PP$
V <sub>OCM</sub>	Output common mode voltage			1.65		V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 2		1		mV

<sup>(1)</sup> All typical values are at  $T_A = 25$ °C and  $V_{CC} = 3.3$  V supply unless otherwise noted. They are for reference purposes and are not production tested.

<sup>(2)</sup> Differential input voltage  $V_{ID}$  is defined as | IN+ - IN- |.

<sup>(2)</sup> Differential output voltage V<sub>(ODB)</sub> is defined as | OUT+ - OUT- |.



### **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT	
	Output preemphasis voltage		Px_2:Px_1 = 00		0		
	ratio,	$R_L = 100 \Omega \pm 1\%$ ; x = Channel 1 or	Px_2:Px_1 = 01		3		
$V_{(PE)}$	V <sub>ODB(PP)</sub>	2;	Px_2:Px_1 = 10		6		dB
	V <sub>ODPE(PP)</sub>	See Figure 3	Px_2:Px_1= 11		9		
t <sub>(PRE)</sub>	Preemphasis duration measurement	Output preemphasis is set to 9 dB during test PREx_x = 1; Measured with a 100-MHz clock signal; $R_L = 100~\Omega \pm$ 1%, See Figure 4			175		ps
ro	Output resistance	Differential on-chip termination between OUT+ and OUT-			100		Ω
CONTRO	OL INPUTS						
I <sub>IH</sub>	High-level Input current	VIN = VCC				5	μΑ
I <sub>IL</sub>	Low-level Input current	VIN = GND		-125	-90		μΑ
R <sub>(PU)</sub>	Pullup resistance				35		kΩ
POWER	CONSUMPTION						
P <sub>D</sub>	Device power dissipation	All outputs terminated 100 $\Omega$			290	414	mW
P <sub>Z</sub>	Device power dissipation in 3-state	All outputs in 3-state				331	mW
I <sub>CC</sub>	Device current consumption	All outputs terminated 100 $\Omega$	PRBS 2 <sup>7-1</sup> pattern at 4 Gbps			115	mA

### **SWITCHING CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		TYP <sup>(1)</sup>	MAX	UNIT
MULTI	PLEXER					
t <sub>(SM)</sub>	Multiplexer switch time	Multiplexer to valid output		3	6	ns
DIFFER	RENTIAL OUTPUTS					
t <sub>PLH</sub>	Low-to-high propagation delay	Propagation delay input to output See Figure 6		0.5	0.7	ns
t <sub>PHL</sub>	High-to-low propagation delay			0.5	0.7	ns
t <sub>r</sub>	Rise time	20% to 80% of V <sub>O(DB)</sub> ; Test Pattern: 100-MHz clock signal; See Figure 5 and Figure 8		80		ps
t <sub>f</sub>	Fall time			80		ps
t <sub>sk(p)</sub>	Pulse skew,   t <sub>PHL</sub> - t <sub>PLH</sub>   (2)				20	ps
t <sub>sk(o)</sub>	Output skew <sup>(3)</sup>	All outputs terminated with 100 $\Omega$		25	100	ps
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(4)</sup>				300	ps
t <sub>zd</sub>	3-State switch time to disable	Assumes 50 $\Omega$ to Vcm and 150 pF load on each output			20	ns
t <sub>ze</sub>	3-State switch time to enable	Assumes 50 $\Omega$ to Vcm and 150 pF load on each output			10	ns
RJ	Device random jitter, rms	See Figure 8 for test circuit. BERT setting 10 <sup>-15</sup> Alternating 10-pattern.		0.8	2	ps-rms

<sup>(1)</sup> All typical values are at 25°C and with 3.3 V supply unless otherwise noted.
(2) t<sub>sk(p)</sub> is the magnitude of the time difference between the t<sub>PLH</sub> and t<sub>PHL</sub> of any output of a single device.
(3) t<sub>sk(o)</sub> is the magnitude of the time difference between the t<sub>PLH</sub> and t<sub>PHL</sub> of any two outputs of a single device.
(4) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



### **SWITCHING CHARACTERISTICS (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MIN	TYP <sup>(1)</sup>	MAX	UNIT
	Intrinsic deterministic device jitter <sup>(5)</sup> (6), peak-to-peak	0 dB preemphasis (PREx_x = 0); See Figure 8 for the test circuit.	PRBS 2 <sup>7-1</sup> pattern	4 Gbps			30	ps
DJ	Absolute deterministic output jitter <sup>(7)</sup> , peak-to-peak Operation of the deterministic output jitter <sup>(7)</sup> , peak-to-peak output jitter <sup>(7)</sup> , peak-to-peak output jitter <sup>(7)</sup> , peak-to-peak output jitter <sup>(8)</sup> , peak-to-peak output jitter <sup>(9)</sup> , peak-to-peak output jitte		1.25 Gbps Over 20-inch FR4 trace		7			
			4 Gbps Over FR4 trace 2-inch to 20 inches long		20		ps	

- (5) Intrinsic deterministic device jitter is a measurement of the deterministic jitter contribution from the device. It is derived by the equation  $(DJ_{(OUT)}-DJ_{(IN)})$ , where  $DJ_{(OUT)}$  is the total peak-to-peak deterministic jitter measured at the output of the device in PSPP.  $DJ_{(IN)}$  is the peak-to-peak deterministic jitter of the pattern generator driving the device.
- (6) The SN65LVCP402 built-in passive input equalizer compensates for ISI. For a 20-inch FR4 transmission line with 8-mil trace width, the LVCP402 typically reduces jitter by 60 ps from the device input to the device output.
- (7) Absolute deterministic output jitter reflects the deterministic jitter measured at the SN65LVCP402 output. The value is a real measured value with a Bit error tester as described in Figure 8. The absolute DJ reflects the sum of all deterministic jitter components accumulated over the link: DJ<sub>(absolute)</sub> = DJ<sub>(Signal generator)</sub> + DJ<sub>(transmission line)</sub> + DJ<sub>(intrinsic(LVCP402))</sub>.

### **Table 2. Preemphasis Controls Settings**

- 40	(1)	OUTPUT	OUTPUT LEVEL IN mV <sub>PP</sub>		TYPICAL FR4
Px_2 <sup>(1)</sup>	Px_1 <sup>(1)</sup>	PREEMPHASIS LEVEL IN dB	DE-EMPHASIZED	PRE-EMPHASIZED	TRACE LENGTH
0	0	0 dB	1200	1200	10 inches of FR4 trace
0	1	3 dB	850	1200	20 inches of FR4 trace
1	0	6 dB	600	1200	30 inches of FR4 trace
1	1	9 dB	425	1200	40 inches of FR4 trace

(1) x = 1 or 2

### **Table 2. Receive Equalization Settings**

EQ	Equalization	Typical Line Trace
1	5 dB	25 inches of FR4
0	12 dB	43 inches of FR4



### PARAMETER MEASUREMENT INFORMATION




Figure 3. Preemphasis and Output Voltage Waveforms and Definitions





Figure 4. t<sub>(PRE)</sub> Preemphasis Duration Measurement



**Figure 5. Driver Output Transition Time** 



### PARAMETER MEASUREMENT INFORMATION (continued)





Figure 6. Propagation Delay Input to Output



- A. All input pulses are supplied by an Agilent 81250 Stimulus System.
- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software.

Figure 7. Driver Jitter Measurement Waveforms






Figure 8. AC Test Circuit — Jitter and Output Rise Time Test Circuit

The SN65LVCP402 input equalizer provides 5-dB frequency gain to compensate for frequency loss of a shorter backplane transmission line. For characterization purposes, a 24-inch FR-4 coupled transmission line is used in place of the backplane trace. The 24-inch trace provides roughly 5 dB of attenuation between 375 MHz and 1.875 GHz, representing closely the characteristics of a short backplane trace. The loss tangent of the FR4 in the test board is 0.018 with an effective  $\epsilon(r)$  of 3.1.



### **TYPICAL DEVICE BEHAVIOR**





NOTE: 51 Inch (128.54 cm) Input Trace, dR = 4.25 Gbps;  $2^{7-1}$  PRBS

Figure 9. Data Input and Output Pattern

Figure 10. Preemphasis Signal Shape





Figure 11. Data Output Pattern




### TYPICAL CHARACTERISTICS

## **DETERMINISTIC OUTPUT JITTER** vs DATA RATE



**DETERMINISTIC OUTPUT JITTER** vs DIFFERENTIAL INPUT AMPLITUDE



**DIFFERENTIAL OUTPUT VOLTAGE** VS DATA RATE




Figure 12.

Figure 13.

Figure 14.

# SUPPLY NOISE vs DETERMINISTIC JITTER






Figure 15.

### **DETERMINISTIC OUTPUT JITTER** vs COMMON-MODE INPUT VOLTAGE




Figure 16.



### **APPLICATION INFORMATION**

### **BANDWIDTH REQUIREMENTS**

Error free transmission of data over a transmission line has specific bandwidth demands. It is helpful to analyze the frequency spectrum of the transmit data first. For an 8B10B coded data stream at 3.75 Gbps of random data, the highest bit transition density occurs with a 1010 pattern (1.875 GHz). The least transition density in 8B10B allows for five consecutive ones or zeros. Hence, the lowest frequency of interest is 1.875 GHz/5 = 375 MHz. Real data signals consist of higher frequency components than sine waves due to the fast rise time. The faster the rise time, the more bandwidth becomes required. For 80-ps rise time, the highest important frequency component is at least  $0.6/(\pi \times 80 \text{ ps}) = 2.4 \text{ GHz}$ . Figure 17shows the Fourier transformation of the 375-MHz and 1.875-GHz trapezoidal signal.




Figure 17. Approximate Frequency Spectrum of the Transmit Output Signal With 80 ps Rise Time

The spectrum analysis of the data signal suggests building a backplane with little frequency attenuation up to 2 GHz. Practically, this is achievable only with expensive, specialized PCB material. To support material like FR4, a compensation technique is necessary to compensate for backplane imperfections.

### **EXPLANATION OF EQUALIZATION**

Backplane designs differ widely in size, layer stack-up, and connector placement. In addition, the performance is impacted by trace architecture (trace width, coupling method) and isolation from adjacent signals. Common to most commercial backplanes is the use of FR4 as board material and its related high-frequency signal attenuation. Within a backplane, the shortest to longest trace lengths differ substantially – often ranging from 8 inches up to 40 inches. Increased loss is associated with longer signal traces. In addition, the backplane connector often contributes a good amount of signal attenuation. As a result, the frequency signal attenuation for a 300-MHz signal might range from 1 dB to 4 dB while the corresponding attenuation for a 2-GHz signal might span 6 dB to 24 dB. This frequency dependent loss causes distortion jitter on the transmitted signal. Each LVCP402 receiver input incorporates an equalizer and compensates for such frequency loss. The SN65LVCP402 equalizer provides 5/12 dB of frequency gain between 375 MHz and 1.875 GHz, compensating roughly for 20 inches of FR4 material with 8-mil trace width. Distortion jitter improvement is substantial, often providing more than 30-ps jitter reduction. The 5-dB compensation is sufficient for most short backplane traces. For longer trace lengths, it is recommended to enable transmit preemphasis in addition.



### **APPLICATION INFORMATION (continued)**

### **SETTING THE PREEMPHASIS LEVEL**

The receive equalization compensates for ISI. This reduces jitter and opens the data eye. In order to find the best preemphasis setting for each link, calibration of every link is recommended. Assuming each link consists of a transmitter (with adjustable pre-emphasis such as LVCP402) and the LVCP402 receiver, the following steps are necessary:

- 1. Set the transmitter and receiver to 0-dB preemphasis; record the data eye on the LVCP402 receiver output.
- 2. Increase the transmitter preemphasis until the data eye on the LVCP402 receiver output looks the cleanest.





.com 27-Feb-2008

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65LVCP402RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SN65LVCP402RGERG4	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SN65LVCP402RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SN65LVCP402RGETG4	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal


Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVCP402RGER	VQFN	RGE	24	3000	330.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2
SN65LVCP402RGET	VQFN	RGE	24	250	180.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVCP402RGER	VQFN	RGE	24	3000	346.0	346.0	29.0
SN65LVCP402RGET	VQFN	RGE	24	250	190.5	212.7	31.8



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-Leads (QFN) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.

See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-220.



### THERMAL PAD MECHANICAL DATA




RGE (S-PVQFN-N24)

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Exposed Thermal Pad Dimensions

#### NOTES:

- 1) All linear dimensions are in millimeters
- 2) The Pin 1 Identification mark is an optional feature that may be present on some devices In addition, this Pin 1 feature if present is electrically connected to the center thermal pad and therefore should be considered when routing the board layout.

## RGE (S-PVQFN-N24)



### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated